A Novel Digital Adder Design Based On Residue Number System with Special Set of Moduli {2N+1, 2N, 2N-1} by Ahmad Q. Al Badawi, Ahmad M. Baset & Qasem S.Abu Al-Haija'
IJRRAS 4 (1) ● July 2010  Al Badawi & al. ● Digital Adder Design Based On Residue Number System 
 
 
55 
 
A NOVEL DIGITAL ADDER DESIGN BASED ON RESIDUE NUMBER 
SYSTEM WITH SPECIAL SET OF MODULI {2
N+1, 2
N, 2
N-1} 
 
Ahmad Q. Al Badawi, Ahmad M. Baset & Qasem S. Abu Al-Haija' 
 
Department of Computer Engineering, Jordan University of Science and Technology, Irbid , Jordan. 
Email: ahmad.al-badawi@globitel.com,ahmad.baset@gmail.com, eng_qasem1982@yahoo.com 
 
ABSTRACT 
As one of the processor's ALU performance issues, the carry propagation during the addition operation limits the 
speed  of  arithmetic  operation.  This  work  aims  to  build  an  Efficient  Hardware  Design  for  an  Adder  based  on 
Residual Numbering System (RNS), with a pre-specified special set of moduli to simplify the implementation for 
the purpose of proving the feasibility of its usage. Our design can be divided into three basic components: two 
conversion modules, and an addition module. The conversion modules here are based on a special set of moduli 
numbers to simplify the hardware implementation. In this work, we focus on forward conversion (conventional to 
RNS) leaving reverse converter {RNS to conventional} for future works. Depending on this notion, we implemented 
each component individually in VHDL and then to assemble these components with each other to build a whole 
RNS-Adder. Simulation results are very attractive in terms of critical path delay. 
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1. INTRODUCTION 
Over the last three decades, the digital computing devices have enormously evolved in order to improve the overall 
performance.  But  many  problems  have  been  faced  to  achieve  this  purpose  like  power,  speed,  area,  and  cost. 
Nowadays, cost and area are considered as secondary problems due to the emergence of VLSI, and nanotechnology. 
Power and speed are still to now primary problems that must be taken into consideration in novel designs and 
fabrications. In this work, the speed constraint is our major interest in the design. The other constrains are beyond 
the scope of this work. 
A  Computer  Arithmetic  [10,  15]  is  a  subfield  of  digital  computer  organization  that  deals  with  the  hardware 
realization of arithmetic functions. A major thrust - of which - is the design of hardware algorithms and circuits to 
enhance the speed of numeric operations. A Computer Arithmetic is divided into two major categories [10, 12]: 
Hardware  which  concerns  of  designing  efficient  circuits  for  arithmetic  operations  (+,  -,  x,  /,  sqrt,  log...),  and 
Software which forms the numerical methods for solving systems of equations [10, 12]. In order to increase the 
speed up in computing systems [12, 15], the main component in such systems must be improved, the CPU. CPU or 
data path consists of many components, each one has its own constrains. But the most important component is 
definitely the ALU. So in this work we try to improve this unit by innovating a powerful addition module. 
As We know, the addition arithmetic operation [11] represent the basic operation that is used by all of us in a daily 
basis, and this basic operation is one that enable us to implement another more complex mathematical operations 
such  as  subtraction,  multiplication  and  division.  The  literature  of  the  mathematics  proposed  many  types  of 
mathematics; the most commonly used and known is the traditional mathematics where the arithmetic functions 
performed directly on integer or floating point operands. Another type that is known as a modular arithmetic has 
been proposed where the arithmetic functions are executed on the residues of the input operands with respect to a set 
of modulo. This simple definition of the modular arithmetic [10, 12] reveals to us that there should be some way to 
represent the conventional numbers in such a way that will allow us to perform this type of mathematics. This kind 
of representation is called a Residual Numbering System (RNS). 
We propose an RNS-Based two-operand digital adder [1, 2]; we abbreviate it as RNS-Adder. This adder is based on 
RNS (Residual Numbering System) in which an integer is represented by an ordered set of residues. This scheme is 
preferable in high speed computing systems since the high-independency among the set of residues. Thus, instead of 
working on large operands, working on residues which are definitely smaller ones eases some arithmetic operations 
like addition, subtraction, and multiplication. Fig.1 depicts shortly the design of a complete RNS-adder module. 
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Fig.1. the main components of RNS adder. 
 
An  important  issue  that  must  be  taken  into  consideration  when  designing  RNS-based  digital  system  is  the 
representation of inputs and outputs. Unfortunately, we used to use decimal numbering system in our life, and no 
one can force us to use another one. Thus, despite the efficiency of RNS in many arithmetic operations like addition 
and multiplication it's useless unless there is a technique to convert the conventional represented inputs to RNS 
(forward conversion) and the RNS results to conventional output (reverse conversion). 
Another issue in designing RNS-based arithmetic systems is the set of moduli used. As we will show that the basic 
principle in the computation of residues is division, with the moduli as the divisors. But division is an expensive 
operation in hardware and so is rarely used in the computation of residues. Division can be avoided in the case of 
using special set of moduli. This also simplifies the implementation of the modules but with some mathematical 
tricks. We use here the very well known set of moduli {2
n+1, 2
n, 2
n-1}. 
The rest of the paper consists of six sections, as follows. Section 2 gives a brief overview about the related works to 
this  field. Some of the  mathematics and algorithms  used in the RNS representation are proposed in section 3. 
Section 4 presents the used algorithm for conventional to RNS conversion, and the algorithm of modular addition 
with bit-level implementation. In section 5, the simulation environment in our system is given then we evaluate the 
performance of the design by constructing a delay model theoretically in section 6. The last section, section 7, is for 
conclusion and future works. 
 
2.  RELATED WORK 
In the last years, many solutions tried to address the carry propagation delay problem that appeared in the addition 
arithmetic hardware unit. Many of these hardware algorithms used different forms [1, 15] of adders to control the 
carry of the addition operation. Several solutions use SDA [15] as one form of adders that has significant effect in 
minimizing the delay of addition operation. These solutions appear in [2, 3, 5, 6, and 11]. 
The idea of RNS is not new, its roots belongs to the fifth century in ancient China. Sun Tsu had proposed this theory 
and called it the Chinese Remainder Theorem [1]. This theory had implemented a simple puzzle. For example, what 
number has the remainders 2, 3, and 2 when divided by the numbers 7, 5, and 3 respectively? We note that this 
theory asks us to convert an RNS-represented number into a decimal one. Based on this theory, many techniques 
have been proposed to implement RNS in hardware. We mention the following works as examples. 
One approach is to choose a set of moduli that can be easily implemented in hardware. Anders Lindstrom, Michael 
Nordseth, Lars Bengtsson, and Amos Omondi have taken this approach by choosing {2
n-1, 2
n, 2
n+1} as a set of 
moduli to build a signed-digit RNS-based adder and multiplier [2]. 
Another approach is to work on the conversion circuit, exactly on the modulus circuit, and to simplify it. For 
example, lookup table can be used in order to simplify the modulus operation [3]. We consider here the work of 
Anders Lindstrom, Michael Nordseth, Lars Bengtsson, and Amos Omondi to implement our design but without 
taking into consideration signed numbers. 
Our proposed work is trying to handle the problem of the carry propagation during the addition operation that limits 
the speed of arithmetic operation by benefiting from the use of RNS as a number representation system. We propose 
a new hardware design for RNS-Adder with special set of Moduli {2
n-1, 2
n, 2
n+1}. 
 
3.  BACKGROUND 
The roots of RNS belong to division and remainder theory. Let’s clarify this as follows: 
Let a, m be two integers, then the remainder (r) of (a/m) can be expressed as: 
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Thus, the division operation is considered crucial to find the remainder. But division is an expensive operation in 
hardware and so it is not justified to be used in computing residues. But if we use a special set of moduli, division 
can be avoided as shown in section B. 
 
A. Residual Number System 
The residual number system (RNS) is defined by a set of numbers {m1, m2... mn} called the moduli. 
Where the great common divider (GCD) for mi, mj = 1 for all i, j Є {1, 2… n}. In this system, an integer X is 
represented by an ordered set of residues, {x1, x2… xn} where: 
 
 
 
The range of represented integers in this system is [0, M) for unsigned numbers, while it is [-M/2, M/2) for signed 
numbers [4, 5, 6, 7, 8]. Where:  
 
 
 
We consider here the case of unsigned numbers. The strongest point in this system is the independency among the 
residues. In other words, each residue can be treated as a separated integer and the dependency exists only entire the 
residue itself. The following example verifies this. 
 
Example: 
 
Let the moduli set be {mi} = {2, 3, 5, 7}. The dynamic range of these moduli set is 210. Suppose we wish to 
evaluate the sum-of-products (7 * 3 + 16 * 5 + 47 * 2). The residues are: 
 
 
We proceed by first computing the products by multiplying the corresponding residues: 
 
 
 
Now that  we have computed the products, the sum of products can be evaluated by adding the corresponding 
residues: 
 
 
 
 
B. Forward conversion 
Before we talk about conversion, let's see the reason beyond special set of moduli {2
n+1, 2
n, 2
n-1}. Let's consider the 
computation of the residue of integer X with respect to a modulus m. Since X may be represented as an n-bit binary 
number (xn-1, xn-2 … x0), and its residue with respect to m may be expressed as: 
 
From the properties of residues, we have: 
 IJRRAS 4 (1) ● July 2010  Al Badawi & al. ● Digital Adder Design Based On Residue Number System 
   
58 
 
Since xi is either 0 or 1, in computing the residue of X, all that is required is the evaluation of the 
values |2
i|m, which are then added up, with a reduction relative to the modulus. Thus we have to 
choose m which reduces the intricate of conversion. 
 
 
 
 
C. Conversion Algorithm 
Now we show how to get the three residues r1; r2; andar3 of an arbitrary integer X. Note that r2 
can be obtained by shift right operation of the integer (X) i.e. by wiring. 
 
This integer is then partitioned into three n-bit bloks B1;B2;B3 such that: 
 
Thus residue r1 can be obtained as follows: 
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B3 is an n-bit number and therefore is less than 2n + 1; so its residue is simply the binary 
quivalent of this term. The residues of the other two terms are computed as follows: 
 
 
 
 
 
 
4.  IMPLEMENTATION 
The previous conversion algorithm can be implemented easily as shown in fig.2. This implementation is easy to 
build if we have a modules called modulo adders. Thus we have to implement these modules from scratch. To do so, 
let's see how these modules work. 
 
 
Fig.2. Forward Converter. 
 
 
A. Modulo Adder 2
n -1 
We show here the algorithm for addition and then obtaining the result in the legal range i.e. 
0 ≤ r3 < 2
n - 1.  
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We notice that in case 1, the result is true and no need to do anything. But in cases 2 and 3 we have to modify the 
result to get the true result. We can detect case 2 by adding all bits of the result (Z + Q). And the correction is carried 
out by adding 1 to the result. 
For case 3, it can be detected if there is carry out. To obtain the correct result, we have to subtract 2
n-1 from the 
result. This can be carried out by ignoring the out carry and adding 1 to the result. 
 
B. Modulo Adder 2n + 1 
 
Similar to Modulo Adder 2
n -1: 
 
Case 2 can be detected with simple network consist of one and-gate as seen in fig.3a. This network is to detect if the 
result equals to 2
n + 1.  
Case 3 needs more complex network than case 2 as shown in fig.3b. In two cases, we need to subtract 1 to get the 
true result. 
 
        
Fig.3. Detection Networks.          Fig.4. Moduli 2
n - 1 modular adder 
 
        
Fig.5. Moduli 2
n + 1 modular adder         Fig.6. Two-operands 9-bits RNS adder 
 
We can now construct the needed modular additions shown in ﬁg.2. 
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5.  SIMULATION ENVIRONMENT 
The proposed implementation is programmed (Described) and implemented using VHDL [13] language which is a 
Hardware Description Language that was developed by the Institute of Electrical and Electronic Engineers (IEEE) 
as a standard language for describing the structure and behavior of digital electronic systems. It has many features 
appropriate  for  describing  the  behavior  of  electronic  components  ranging  from  simple  logic  gates  to  complete 
microprocessors and custom chips. 
Features of VHDL allow electrical aspects of circuit behavior (such as rise and fall times of signals, delays through 
gates, and functional operation) to be precisely described. The resulting VHDL simulation models can then be used 
as building blocks in larger circuits (using schematics, block diagrams, or system-level VHDL descriptions) for the 
purpose of simulation. 
As a compiling and simulation tool for VHDL, we used the ModelSim XE III 6.2g [14] which is known as a 
powerful  tool  developed  by  Mentor  Graphics  Company  to  offer  an  appropriate  environment  to  validate  the 
functional correctness of the design hardware. 
 
6.  PERFORMANCE EVALUATION 
In this section, we analyze the model by taking into consideration the critical path delay of the worst case. In order 
to make everything concrete, we present some of the simulated results. 
 
Delay Scheme 
 
According to fig.6, the delay of the implementation is given by the following expression: 
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7.  CONCLUSIONS 
The residue number system (RNS) is often used when high speed computation is needed and where the use of the 
conventional binary system would limit the speed of the arithmetic circuits due to carry propagation. This work is 
proposed in order to employ the RNS scheme in digital adders by constructing an RNS-based two-operand digital 
adder. The basic idea in this work is how to convert the input binary bit vector into residual bit vector. By doing so, 
the problem of carry propagation will be limited within the residue itself. This work has been motivated by two 
goals.  First,  the  simplicity  of  the  scheme  as  seen.  Second,  the  high-independency  among  the  residues  which 
eliminate many problems related with the basic arithmetic operations. In the case of addition, for example, the carry 
propagation is limited to within a single residue (a few bits). Subtraction and multiplication also have good benefits 
from RNS, but we will leave them for future works. This design can be more efficient if used in multi-operand 
arithmetical operations in a cyclic fashion. The wasted time in conversion can be overlapped with the operation 
itself. Definitely, we have to pipeline this design to achieve this. Moreover, the reverse conversion is carried out 
only when the final result becomes available. 
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